View NB4L52MNR2G_755032.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

NB4L52 2.5 V/3.3 V/5.0 V Differential Data/Clock D Flip-Flop with Reset
Multi-Level Inputs to LVPECL Translator w/ Internal Termination
The NB4L52 is a differential Data and Clock D flip-flop with a differential asynchronous Reset. The differential inputs incorporate internal 50 W termination resistors and will accept PECL, LVPECL, LVCMOS, LVTTL, CML, or LVDS logic levels. When Clock transitions from Low to High, Data will be transferred to the differential LVPECL outputs. The differential Clock inputs allow the NB4L52 to also be used as a negative edge triggered device. The device is housed in a small 3x3 mm 16 pin QFN package.
Features http://onsemi.com MARKING DIAGRAM*
16 1
1 QFN-16 MN SUFFIX CASE 485G A L Y W G
NB4L 52 ALYWG G
* * * * * * * * *
Maximum Input Clock Frequency > 4 GHz Typical 330 ps Typical Propagation Delay 145 ps Typical Rise and Fall Times Differential LVPECL Outputs, 750 mV Peak-to-Peak, Typical Operating Range: VCC = 2.375 V to 5.5 V with VEE = 0 V Internal Input Termination Resistors, 50 W Functionally Compatible with Existing 2.5 V/3.3 V/5.0 V LVEL, LVEP, EP, and SG Devices -40C to +85C Ambient Operating Temperature These are Pb-Free Devices*
= Assembly Location = Wafer Lot = Year = Work Week = Pb-Free Package
(Note: Microdot may be in either location) *For additional marking information, refer to Application Note AND8002/D.
VTD D D VTD VTCLK CLK CLK VTCLK Clock Reset Q Data Q
VTR R
R VTR
Figure 1. Logic Diagram Table 1. TRUTH TABLE
R H L L *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. D x L H CLK x Z Z Q L L H
Z = LOW to HIGH Transition x = Don't Care
ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.
(c) Semiconductor Components Industries, LLC, 2007
January, 2007 - Rev. 2
1
Publication Order Number: NB4L52/D
NB4L52
VTR 16 VTD D D VTD 1 2 NB4L52 3 4 5 6 7 8 10 9 R 15 R 14 VTR 13 12 11 VCC Q Q VEE
VTCLK CLK
CLK VTCLK Exposed Pad (EP)
Figure 2. Pinout (Top View)
Table 2. PIN DESCRIPTION
Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 - Name VTD D D VTD VTCLK CLK CLK VTCLK VEE Q Q VCC VTR R R VTR EP I/O - ECL, CML, LVCMOS, LVDS, LVTTL Input ECL, CML, LVCMOS, LVDS, LVTTL Input - - ECL, CML, LVCMOS, LVDS, LVTTL Input ECL, CML, LVCMOS, LVDS, LVTTL Input - - ECL Output ECL Output - - LVECL, LVCMOS, LVTTL Input LVECL, LVCMOS, LVTTL Input - - Description Internal 50 W Termination Pin. (See Table 4) Noninverted Differential Input. (Note 1) Inverted Differential Input. (Note 1) Internal 50 W Termination Pin. (See Table 4) Internal 50 W Termination Pin. (See Table 4) Noninverted Differential Input. (Note 1) Inverted Differential Input. (Note 1) Internal 50 W Termination Pin. (See Table 4) Negative Supply Voltage Inverted Differential Output. Typically terminated with 50 W resistor to VCC - 2.0 V. Noninverted Differential Output. Typically terminated with 50 W resistor to VCC - 2.0 V. Positive Supply Voltage Internal 50 W Termination Pin. (See Table 4) Noninverted Differential Reset Input. (Note 1) Inverted Differential Reset Input. (Note 1) Internal 50 W Termination Pin. (See Table 4) The Exposed Pad (EP) on the QFN-16 package bottom is thermally connected to the die for improved heat transfer out of package. The pad is not electrically connected to the die, but is recommended to be electrically and thermally connected to VEE on the PC board.
1. In the differential configuration when the input termination pin (VTD, VTD, VTR, VTR, VTCLK, VTCLK) are connected to a common termination voltage or left open, and if no signal is applied on D/D,CLK/CLK,R/R input then the device will be susceptible to self-oscillation.
http://onsemi.com
2
NB4L52
Table 3. ATTRIBUTES
Characteristic ESD Protection Human Body Model Machine Model Charged Device Model Pb Pkg QFN-16 Flammability Rating Oxygen Index: 28 to 34 Transistor Count Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test 2. For additional information, see Application Note AND8003/D. Level 1 Value > 2 kV > 200 V > 1 kV Pb-Free Pkg Level 1
Moisture Sensitivity (Note 2)
UL 94 V-0 @ 0.125 in 164
Table 4. MAXIMUM RATINGS
Symbol VCC VEE VIO IIN Iout TA Tstg qJA qJC Tsol Parameter Positive Power Supply Negative Power Supply Positive Input/Output Negative Input/Output Input Current Through RT (50 W Resistor) Output Current Operating Temperature Range Storage Temperature Range Thermal Resistance (Junction-to-Ambient) Thermal Resistance (Junction-to-Case) Wave Solder Pb-Free 0 LFPM 500 LFPM 2S2P (Note 3) 16 QFN 16 QFN 16 QFN Condition 1 VEE = 0 V VCC = 0 V VEE = 0 V VCC = 0 V Static Surge Continuous Surge VI v VCC VI w VEE Condition 2 Rating 6.0 -6.0 6.0 -6.0 45 80 25 50 -40 to +85 -65 to +150 42 35 4.0 265 Unit V V V V mA mA mA mA C C C/W C/W C/W C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 3. JEDEC standard multilayer board - 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.
http://onsemi.com
3
NB4L52
Table 5. DC CHARACTERISTICS, CLOCK INPUTS, LVPECL OUTPUTS
(VCC = 2.375 V to 5.5 V, VEE = 0 V or VCC = 0 V, VEE = -2.375 to -5.5 V, TA = -40C to +85C) Symbol IEE VOH Characteristic Power Supply Current (Inputs and Outputs Open) Output HIGH Voltage (Note 4, 5) VCC = 5.0 V VCC = 3.3 V VCC = 2.5 V Output LOW Voltage (Note 4, 5) VCC = 5.0V VCC = 3.3V VCC = 2.5V VCC - 1145 3855 2155 1355 VCC - 1945 3055 1355 555 Min Typ 16 VCC - 1020 3980 2280 1480 VCC - 1770 3230 1530 730 Max 25 VCC - 895 4105 2405 1605 VCC - 1600 3400 1700 900 Unit mA mV
VOL
mV
DIFFERENTIAL INPUT DRIVEN SINGLE-ENDED (Figures 4 & 7) Vth VIH VIL VIHD VILD VCMR VID IIH IIL RTIN Input Threshold Reference Voltage Range (Note 6) Single-ended Input HIGH Voltage Single-ended Input LOW Voltage 1050 Vth + 150 VEE 1200 VEE 1125 150 (VTx/VTx Open) (VTx/VTx Open) -150 -150 40 50 VCC - 150 VCC Vth - 150 mV mV mV
DIFFERENTIAL INPUT DRIVEN DIFFERENTIALLY (Figures 5, 6 & 8 ) Differential Input HIGH Voltage Differential Input LOW Voltage Input Common Mode Range (Differential Configuration) (Note 7) Differential Input Voltage (VIHD - VILD) Input HIGH Current Input LOW Current D / D, CLK / CLK, R /R D / D, CLK / CLK, R /R VCC VCC - 150 VCC - 75 VCC 150 150 60 mV mV mV mV mA mA W
Internal Input Termination Resistor
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. 4. LVPECL outputs loaded with 50 W to VCC - 2.0 V for proper operation. 5. Input and output parameters vary 1:1 with VCC. 6. Vth is applied to the complementary input when operating in single-ended mode. 7. VCMRMIN varies 1:1 with VEE, VCMRMAX varies 1:1 with VCC. The VCMR range is referenced to the most positive side of the differential input signal.
http://onsemi.com
4
NB4L52
Table 6. AC CHARACTERISTICS VCC = 2.375 V to 5.5 V; VEE = 0 V or VCC = 0 V, VEE = -2.375 to -5.5 V (Note 8)
-40C Symbol VOUTPP Characteristic Output Voltage Amplitude (@ VINPPmin) (Note 10) (See Figure 4) fin v 2.0 GHz fin v 3.0 GHz fin v 4.0 GHz Propagation Delay to Output Differential Setup Time Hold Time Reset Recovery Minimum Pulse Width RMS Random Clock Jitter (Note 9) R/R fin v 2.0 GHz fin v 3.0 GHz fin v 4.0 GHz 150 80 135 CLK to Q, R to Q Min 530 490 380 300 100 50 400 250 1 1 1 2800 190 150 80 145 Typ 770 720 580 400 500 Max Min 530 490 380 300 100 50 400 250 1 1 1 2800 190 150 80 155 25C Typ 780 730 580 400 500 Max Min 530 490 380 300 100 50 400 250 1 1 1 2800 190 85C Typ 760 680 530 400 500 Max Unit mV
tPLH, tPHL ts th tRR tPW tJITTER
ps ps ps ps ps ps
VINPP tr tf
Input Voltage Swing/Sensitivity (Differential Configuration) (Note 10) Output Rise/Fall Times @ 0.5 GHz (20% - 80%)
mV ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. 8. Measured by forcing VINPP (MIN) from a 50% duty cycle clock source. All loading with an external RL = 50 W to VCC - 2.0 V. Input edge rates 40 ps (20% - 80%). 9. Additive RMS jitter with 50% duty cycle clock signal. 10. Input and output voltage swing is a single-ended measurement operating in differential mode.
VOUTPP, OUTPUT VOLTAGE AMPLITUDE (mV) (TYPICAL)
800 700 600 500 400 300 200 100 0 0 1 2 3 4
fin, CLOCK INPUT FREQUENCY (GHz)
Figure 3. Output Voltage Amplitude (VOUTPP) vs. Clock Input Frequency at Ambient Temperature (Typical).
http://onsemi.com
5
NB4L52
VIH Vth VIL CLK/D/R CLK/D/R
Vth
CLK/D/R
CLK/D/R
Figure 4. Differential Input Driven Single-Ended
Figure 5. Differential Inputs Driven Differentially
CLK/D/R CLK/D/R
VID = |VIHD - VILD| VIHD VILD
Figure 6. Differential Inputs Driven Differentially
VCC Vthmax CLK Vth Vthmin VEE
VIHmax VILmax
VCC VCMmax
VIHDmax VILDmax
VCMR VIHmin CLK VILmin VIHDmin VILDmin
VCMmin VEE
Figure 7. Vth Diagram
Figure 8. VCMR Diagram
CLK/D/R VINPP = VIH - VIL CLK/D/R Q Q tPHL tPLH VOUTPP = VOH(Q) - VOL(Q)
Figure 9. AC Reference Measurement
http://onsemi.com
6
NB4L52
NB6L239 Q Driver Device Q Zo = 50 W 50 W 50 W D Zo = 50 W D Receiver Device
VTT VTT = VCC - 2.0 V
Figure 10. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D - Termination of ECL Logic Devices.)
ORDERING INFORMATION
Device NB4L52MNG NB4L52MNR2G Package QFN-16, 3 x 3 mm (Pb-Free) QFN-16, 3 x 3 mm (Pb-Free) Shipping 123 Units / Rail 3000 / Tape & Reel
For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
Resource Reference of Application Notes
AN1405/D AN1406/D AN1503/D AN1504/D AN1568/D AN1672/D AND8001/D AND8002/D AND8020/D AND8066/D AND8090/D - ECL Clock Distribution Techniques - Designing with PECL (ECL at +5.0 V) - ECLinPS I/O SPiCE Modeling Kit - Metastability and the ECLinPS Family - Interfacing Between LVDS and ECL - The ECL Translator Guide - Odd Number Counters Design - Marking and Date Codes - Termination of ECL Logic Devices - Interfacing with ECLinPS - AC Characteristics of ECL Devices
http://onsemi.com
7
NB4L52
PACKAGE DIMENSIONS
16 PIN QFN CASE 485G-01 ISSUE C
D A B
NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. 5. Lmax CONDITION CAN NOT VIOLATE 0.2 MM MINIMUM SPACING BETWEEN LEAD TIP AND FLAG DIM A A1 A3 b D D2 E E2 e K L SEATING PLANE MILLIMETERS MIN MAX 0.80 1.00 0.00 0.05 0.20 REF 0.18 0.30 3.00 BSC 1.65 1.85 3.00 BSC 1.65 1.85 0.50 BSC 0.18 TYP 0.30 0.50
PIN 1 LOCATION
0.15 C 0.15 C 0.10 C
16 X
0.08 C
16X
L
NOTE 5 4
16X
K
1 16 16X 13
0.10 C A B 0.05 C
NOTE 3
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative
CCC CCC CCC
TOP VIEW (A3) SIDE VIEW D2
5
E
A A1
C
e
8
EXPOSED PAD
9
E2
12
e
b BOTTOM VIEW
http://onsemi.com
8
NB4L52/D

▲Up To Search▲

Price & Availability of NB4L52MNR2G

	To Download NB4L52MNR2G Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .